Interrupts & ISRs

Let hardware tap the CPU on the shoulder instead of polling: the NVIC, the vector table, interrupt latency, and the hard rules for writing a correct ISR.

25 min read

This lesson is part of Pro

Upgrade to unlock the full lesson, every coding problem, and the complete interview Q&A.

Unlock with Pro

This is just the start

Sign up free to track progress on this lesson, get coding problems with the Run button, and unlock the full interview Q&A.

More in Embedded Systems Fundamentals

What Is an Embedded System?Inside an MCU The Memory Map

Registers & Memory-Mapped I/O

GPIO: Digital I/O

Timers & Counters